2 * Copyright (c) 2015, Mellanox Technologies, Ltd. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
33 #ifndef __MLX5_ESWITCH_H__
34 #define __MLX5_ESWITCH_H__
36 #include <linux/if_ether.h>
37 #include <linux/if_link.h>
38 #include <linux/atomic.h>
39 #include <linux/xarray.h>
40 #include <net/devlink.h>
41 #include <linux/mlx5/device.h>
42 #include <linux/mlx5/eswitch.h>
43 #include <linux/mlx5/vport.h>
44 #include <linux/mlx5/fs.h>
46 #include "lib/fs_chains.h"
49 #include "en/tc/sample.h"
51 enum mlx5_mapped_obj_type {
52 MLX5_MAPPED_OBJ_CHAIN,
53 MLX5_MAPPED_OBJ_SAMPLE,
54 MLX5_MAPPED_OBJ_INT_PORT_METADATA,
55 MLX5_MAPPED_OBJ_ACT_MISS,
58 struct mlx5_mapped_obj {
59 enum mlx5_mapped_obj_type type;
69 u32 int_port_metadata;
73 #ifdef CONFIG_MLX5_ESWITCH
75 #define ESW_OFFLOADS_DEFAULT_NUM_GROUPS 15
77 #define MLX5_MAX_UC_PER_VPORT(dev) \
78 (1 << MLX5_CAP_GEN(dev, log_max_current_uc_list))
80 #define MLX5_MAX_MC_PER_VPORT(dev) \
81 (1 << MLX5_CAP_GEN(dev, log_max_current_mc_list))
83 #define mlx5_esw_has_fwd_fdb(dev) \
84 MLX5_CAP_ESW_FLOWTABLE(dev, fdb_multi_path_to_table)
86 #define esw_chains(esw) \
87 ((esw)->fdb_table.offloads.esw_chains_priv)
92 MAPPING_TYPE_TUNNEL_ENC_OPTS,
95 MAPPING_TYPE_INT_PORT,
98 struct vport_ingress {
99 struct mlx5_flow_table *acl;
100 struct mlx5_flow_handle *allow_rule;
102 struct mlx5_flow_group *allow_spoofchk_only_grp;
103 struct mlx5_flow_group *allow_untagged_spoofchk_grp;
104 struct mlx5_flow_group *allow_untagged_only_grp;
105 struct mlx5_flow_group *drop_grp;
106 struct mlx5_flow_handle *drop_rule;
107 struct mlx5_fc *drop_counter;
110 /* Optional group to add an FTE to do internal priority
111 * tagging on ingress packets.
113 struct mlx5_flow_group *metadata_prio_tag_grp;
114 /* Group to add default match-all FTE entry to tag ingress
115 * packet with metadata.
117 struct mlx5_flow_group *metadata_allmatch_grp;
118 /* Optional group to add a drop all rule */
119 struct mlx5_flow_group *drop_grp;
120 struct mlx5_modify_hdr *modify_metadata;
121 struct mlx5_flow_handle *modify_metadata_rule;
122 struct mlx5_flow_handle *drop_rule;
126 struct vport_egress {
127 struct mlx5_flow_table *acl;
128 struct mlx5_flow_handle *allowed_vlan;
129 struct mlx5_flow_group *vlan_grp;
132 struct mlx5_flow_group *drop_grp;
133 struct mlx5_flow_handle *drop_rule;
134 struct mlx5_fc *drop_counter;
137 struct mlx5_flow_group *fwd_grp;
138 struct mlx5_flow_handle *fwd_rule;
139 struct mlx5_flow_handle *bounce_rule;
140 struct mlx5_flow_group *bounce_grp;
145 struct mlx5_vport_drop_stats {
150 struct mlx5_vport_info {
162 /* Vport context events */
163 enum mlx5_eswitch_vport_event {
164 MLX5_VPORT_UC_ADDR_CHANGE = BIT(0),
165 MLX5_VPORT_MC_ADDR_CHANGE = BIT(1),
166 MLX5_VPORT_PROMISC_CHANGE = BIT(3),
170 struct mlx5_core_dev *dev;
171 struct hlist_head uc_list[MLX5_L2_ADDR_HASH_SIZE];
172 struct hlist_head mc_list[MLX5_L2_ADDR_HASH_SIZE];
173 struct mlx5_flow_handle *promisc_rule;
174 struct mlx5_flow_handle *allmulti_rule;
175 struct work_struct vport_change_handler;
177 struct vport_ingress ingress;
178 struct vport_egress egress;
179 u32 default_metadata;
182 struct mlx5_vport_info info;
190 struct mlx5_esw_rate_group *group;
195 enum mlx5_eswitch_vport_event enabled_events;
197 struct devlink_port *dl_port;
198 struct dentry *dbgfs;
201 struct mlx5_esw_indir_table;
203 struct mlx5_eswitch_fdb {
206 struct mlx5_flow_table *fdb;
207 struct mlx5_flow_group *addr_grp;
208 struct mlx5_flow_group *allmulti_grp;
209 struct mlx5_flow_group *promisc_grp;
210 struct mlx5_flow_table *vepa_fdb;
211 struct mlx5_flow_handle *vepa_uplink_rule;
212 struct mlx5_flow_handle *vepa_star_rule;
215 struct offloads_fdb {
216 struct mlx5_flow_namespace *ns;
217 struct mlx5_flow_table *tc_miss_table;
218 struct mlx5_flow_table *slow_fdb;
219 struct mlx5_flow_group *send_to_vport_grp;
220 struct mlx5_flow_group *send_to_vport_meta_grp;
221 struct mlx5_flow_group *peer_miss_grp;
222 struct mlx5_flow_handle **peer_miss_rules;
223 struct mlx5_flow_group *miss_grp;
224 struct mlx5_flow_handle **send_to_vport_meta_rules;
225 struct mlx5_flow_handle *miss_rule_uni;
226 struct mlx5_flow_handle *miss_rule_multi;
228 struct mlx5_fs_chains *esw_chains_priv;
230 DECLARE_HASHTABLE(table, 8);
231 /* Protects vports.table */
235 struct mlx5_esw_indir_table *indir;
242 struct mlx5_esw_offload {
243 struct mlx5_flow_table *ft_offloads_restore;
244 struct mlx5_flow_group *restore_group;
245 struct mlx5_modify_hdr *restore_copy_hdr_id;
246 struct mapping_ctx *reg_c0_obj_pool;
248 struct mlx5_flow_table *ft_offloads;
249 struct mlx5_flow_group *vport_rx_group;
250 struct mlx5_flow_group *vport_rx_drop_group;
251 struct mlx5_flow_handle *vport_rx_drop_rule;
252 struct xarray vport_reps;
253 struct list_head peer_flows;
254 struct mutex peer_mutex;
255 struct mutex encap_tbl_lock; /* protects encap_tbl */
256 DECLARE_HASHTABLE(encap_tbl, 8);
257 struct mutex decap_tbl_lock; /* protects decap_tbl */
258 DECLARE_HASHTABLE(decap_tbl, 8);
259 struct mod_hdr_tbl mod_hdr;
260 DECLARE_HASHTABLE(termtbl_tbl, 8);
261 struct mutex termtbl_mutex; /* protects termtbl hash */
262 struct xarray vhca_map;
263 const struct mlx5_eswitch_rep_ops *rep_ops[NUM_REP_TYPES];
265 atomic64_t num_flows;
266 enum devlink_eswitch_encap_mode encap;
267 struct ida vport_metadata_ida;
268 unsigned int host_number; /* ECPF supports one external host */
271 /* E-Switch MC FDB table hash node */
272 struct esw_mc_addr { /* SRIOV only */
273 struct l2addr_node node;
274 struct mlx5_flow_handle *uplink_rule; /* Forward to uplink rule */
278 struct mlx5_host_work {
279 struct work_struct work;
280 struct mlx5_eswitch *esw;
283 struct mlx5_esw_functions {
289 MLX5_ESWITCH_VPORT_MATCH_METADATA = BIT(0),
290 MLX5_ESWITCH_REG_C1_LOOPBACK_ENABLED = BIT(1),
291 MLX5_ESWITCH_VPORT_ACL_NS_CREATED = BIT(2),
294 struct mlx5_esw_bridge_offloads;
297 MLX5_ESW_FDB_CREATED = BIT(0),
300 struct mlx5_eswitch {
301 struct mlx5_core_dev *dev;
303 struct mlx5_eswitch_fdb fdb_table;
304 /* legacy data structures */
305 struct hlist_head mc_table[MLX5_L2_ADDR_HASH_SIZE];
306 struct esw_mc_addr mc_promisc;
308 struct workqueue_struct *work_queue;
309 struct xarray vports;
313 /* Synchronize between vport change events
314 * and async SRIOV admin state changes
316 struct mutex state_lock;
318 /* Protects eswitch mode change that occurs via one or more
319 * user commands, i.e. sriov state change, devlink commands.
321 struct rw_semaphore mode_lock;
322 atomic64_t user_count;
326 struct mlx5_esw_rate_group *group0;
327 struct list_head groups; /* Protected by esw->state_lock */
329 /* Protected by esw->state_lock.
330 * Initially 0, meaning no QoS users and QoS is disabled.
335 struct mlx5_esw_bridge_offloads *br_offloads;
336 struct mlx5_esw_offload offloads;
339 u16 first_host_vport;
340 struct mlx5_esw_functions esw_funcs;
344 struct blocking_notifier_head n_head;
345 struct dentry *dbgfs;
348 void esw_offloads_disable(struct mlx5_eswitch *esw);
349 int esw_offloads_enable(struct mlx5_eswitch *esw);
350 void esw_offloads_cleanup(struct mlx5_eswitch *esw);
351 int esw_offloads_init(struct mlx5_eswitch *esw);
353 struct mlx5_flow_handle *
354 mlx5_eswitch_add_send_to_vport_meta_rule(struct mlx5_eswitch *esw, u16 vport_num);
355 void mlx5_eswitch_del_send_to_vport_meta_rule(struct mlx5_flow_handle *rule);
357 bool mlx5_esw_vport_match_metadata_supported(const struct mlx5_eswitch *esw);
358 int mlx5_esw_offloads_vport_metadata_set(struct mlx5_eswitch *esw, bool enable);
359 u32 mlx5_esw_match_metadata_alloc(struct mlx5_eswitch *esw);
360 void mlx5_esw_match_metadata_free(struct mlx5_eswitch *esw, u32 metadata);
362 int mlx5_esw_qos_modify_vport_rate(struct mlx5_eswitch *esw, u16 vport_num, u32 rate_mbps);
365 int mlx5_eswitch_init(struct mlx5_core_dev *dev);
366 void mlx5_eswitch_cleanup(struct mlx5_eswitch *esw);
368 #define MLX5_ESWITCH_IGNORE_NUM_VFS (-1)
369 int mlx5_eswitch_enable_locked(struct mlx5_eswitch *esw, int num_vfs);
370 int mlx5_eswitch_enable(struct mlx5_eswitch *esw, int num_vfs);
371 void mlx5_eswitch_disable_sriov(struct mlx5_eswitch *esw, bool clear_vf);
372 void mlx5_eswitch_disable_locked(struct mlx5_eswitch *esw);
373 void mlx5_eswitch_disable(struct mlx5_eswitch *esw);
374 void mlx5_esw_offloads_devcom_init(struct mlx5_eswitch *esw);
375 void mlx5_esw_offloads_devcom_cleanup(struct mlx5_eswitch *esw);
376 int mlx5_eswitch_set_vport_mac(struct mlx5_eswitch *esw,
377 u16 vport, const u8 *mac);
378 int mlx5_eswitch_set_vport_state(struct mlx5_eswitch *esw,
379 u16 vport, int link_state);
380 int mlx5_eswitch_set_vport_vlan(struct mlx5_eswitch *esw,
381 u16 vport, u16 vlan, u8 qos);
382 int mlx5_eswitch_set_vport_spoofchk(struct mlx5_eswitch *esw,
383 u16 vport, bool spoofchk);
384 int mlx5_eswitch_set_vport_trust(struct mlx5_eswitch *esw,
385 u16 vport_num, bool setting);
386 int mlx5_eswitch_set_vport_rate(struct mlx5_eswitch *esw, u16 vport,
387 u32 max_rate, u32 min_rate);
388 int mlx5_esw_qos_vport_update_group(struct mlx5_eswitch *esw,
389 struct mlx5_vport *vport,
390 struct mlx5_esw_rate_group *group,
391 struct netlink_ext_ack *extack);
392 int mlx5_eswitch_set_vepa(struct mlx5_eswitch *esw, u8 setting);
393 int mlx5_eswitch_get_vepa(struct mlx5_eswitch *esw, u8 *setting);
394 int mlx5_eswitch_get_vport_config(struct mlx5_eswitch *esw,
395 u16 vport, struct ifla_vf_info *ivi);
396 int mlx5_eswitch_get_vport_stats(struct mlx5_eswitch *esw,
398 struct ifla_vf_stats *vf_stats);
399 void mlx5_eswitch_del_send_to_vport_rule(struct mlx5_flow_handle *rule);
401 int mlx5_eswitch_modify_esw_vport_context(struct mlx5_core_dev *dev, u16 vport,
402 bool other_vport, void *in);
404 struct mlx5_flow_spec;
405 struct mlx5_esw_flow_attr;
406 struct mlx5_termtbl_handle;
409 mlx5_eswitch_termtbl_required(struct mlx5_eswitch *esw,
410 struct mlx5_flow_attr *attr,
411 struct mlx5_flow_act *flow_act,
412 struct mlx5_flow_spec *spec);
414 struct mlx5_flow_handle *
415 mlx5_eswitch_add_termtbl_rule(struct mlx5_eswitch *esw,
416 struct mlx5_flow_table *ft,
417 struct mlx5_flow_spec *spec,
418 struct mlx5_esw_flow_attr *attr,
419 struct mlx5_flow_act *flow_act,
420 struct mlx5_flow_destination *dest,
424 mlx5_eswitch_termtbl_put(struct mlx5_eswitch *esw,
425 struct mlx5_termtbl_handle *tt);
428 mlx5_eswitch_clear_rule_source_port(struct mlx5_eswitch *esw, struct mlx5_flow_spec *spec);
430 struct mlx5_flow_handle *
431 mlx5_eswitch_add_offloaded_rule(struct mlx5_eswitch *esw,
432 struct mlx5_flow_spec *spec,
433 struct mlx5_flow_attr *attr);
434 struct mlx5_flow_handle *
435 mlx5_eswitch_add_fwd_rule(struct mlx5_eswitch *esw,
436 struct mlx5_flow_spec *spec,
437 struct mlx5_flow_attr *attr);
439 mlx5_eswitch_del_offloaded_rule(struct mlx5_eswitch *esw,
440 struct mlx5_flow_handle *rule,
441 struct mlx5_flow_attr *attr);
443 mlx5_eswitch_del_fwd_rule(struct mlx5_eswitch *esw,
444 struct mlx5_flow_handle *rule,
445 struct mlx5_flow_attr *attr);
447 struct mlx5_flow_handle *
448 mlx5_eswitch_create_vport_rx_rule(struct mlx5_eswitch *esw, u16 vport,
449 struct mlx5_flow_destination *dest);
452 SET_VLAN_STRIP = BIT(0),
453 SET_VLAN_INSERT = BIT(1)
456 enum mlx5_flow_match_level {
457 MLX5_MATCH_NONE = MLX5_INLINE_MODE_NONE,
458 MLX5_MATCH_L2 = MLX5_INLINE_MODE_L2,
459 MLX5_MATCH_L3 = MLX5_INLINE_MODE_IP,
460 MLX5_MATCH_L4 = MLX5_INLINE_MODE_TCP_UDP,
463 /* current maximum for flow based vport multicasting */
464 #define MLX5_MAX_FLOW_FWD_VPORTS 32
467 MLX5_ESW_DEST_ENCAP = BIT(0),
468 MLX5_ESW_DEST_ENCAP_VALID = BIT(1),
469 MLX5_ESW_DEST_CHAIN_WITH_SRC_PORT_CHANGE = BIT(2),
472 struct mlx5_esw_flow_attr {
473 struct mlx5_eswitch_rep *in_rep;
474 struct mlx5_core_dev *in_mdev;
475 struct mlx5_core_dev *counter_dev;
476 struct mlx5e_tc_int_port *dest_int_port;
477 struct mlx5e_tc_int_port *int_port;
482 __be16 vlan_proto[MLX5_FS_VLAN_DEPTH];
483 u16 vlan_vid[MLX5_FS_VLAN_DEPTH];
484 u8 vlan_prio[MLX5_FS_VLAN_DEPTH];
488 struct mlx5_eswitch_rep *rep;
489 struct mlx5_pkt_reformat *pkt_reformat;
490 struct mlx5_core_dev *mdev;
491 struct mlx5_termtbl_handle *termtbl;
492 int src_port_rewrite_act_id;
493 } dests[MLX5_MAX_FLOW_FWD_VPORTS];
494 struct mlx5_rx_tun_attr *rx_tun_attr;
496 struct mlx5_pkt_reformat *decap_pkt_reformat;
499 int mlx5_devlink_eswitch_mode_set(struct devlink *devlink, u16 mode,
500 struct netlink_ext_ack *extack);
501 int mlx5_devlink_eswitch_mode_get(struct devlink *devlink, u16 *mode);
502 int mlx5_devlink_eswitch_inline_mode_set(struct devlink *devlink, u8 mode,
503 struct netlink_ext_ack *extack);
504 int mlx5_devlink_eswitch_inline_mode_get(struct devlink *devlink, u8 *mode);
505 int mlx5_devlink_eswitch_encap_mode_set(struct devlink *devlink,
506 enum devlink_eswitch_encap_mode encap,
507 struct netlink_ext_ack *extack);
508 int mlx5_devlink_eswitch_encap_mode_get(struct devlink *devlink,
509 enum devlink_eswitch_encap_mode *encap);
510 int mlx5_devlink_port_function_hw_addr_get(struct devlink_port *port,
511 u8 *hw_addr, int *hw_addr_len,
512 struct netlink_ext_ack *extack);
513 int mlx5_devlink_port_function_hw_addr_set(struct devlink_port *port,
514 const u8 *hw_addr, int hw_addr_len,
515 struct netlink_ext_ack *extack);
516 int mlx5_devlink_port_fn_roce_get(struct devlink_port *port, bool *is_enabled,
517 struct netlink_ext_ack *extack);
518 int mlx5_devlink_port_fn_roce_set(struct devlink_port *port, bool enable,
519 struct netlink_ext_ack *extack);
520 int mlx5_devlink_port_fn_migratable_get(struct devlink_port *port, bool *is_enabled,
521 struct netlink_ext_ack *extack);
522 int mlx5_devlink_port_fn_migratable_set(struct devlink_port *port, bool enable,
523 struct netlink_ext_ack *extack);
524 void *mlx5_eswitch_get_uplink_priv(struct mlx5_eswitch *esw, u8 rep_type);
526 int __mlx5_eswitch_set_vport_vlan(struct mlx5_eswitch *esw,
527 u16 vport, u16 vlan, u8 qos, u8 set_flags);
529 static inline bool esw_vst_mode_is_steering(struct mlx5_eswitch *esw)
531 return (MLX5_CAP_ESW_EGRESS_ACL(esw->dev, pop_vlan) &&
532 MLX5_CAP_ESW_INGRESS_ACL(esw->dev, push_vlan));
535 static inline bool mlx5_eswitch_vlan_actions_supported(struct mlx5_core_dev *dev,
538 bool ret = MLX5_CAP_ESW_FLOWTABLE_FDB(dev, pop_vlan) &&
539 MLX5_CAP_ESW_FLOWTABLE_FDB(dev, push_vlan);
544 return ret && MLX5_CAP_ESW_FLOWTABLE_FDB(dev, pop_vlan_2) &&
545 MLX5_CAP_ESW_FLOWTABLE_FDB(dev, push_vlan_2);
548 bool mlx5_esw_multipath_prereq(struct mlx5_core_dev *dev0,
549 struct mlx5_core_dev *dev1);
551 const u32 *mlx5_esw_query_functions(struct mlx5_core_dev *dev);
553 #define MLX5_DEBUG_ESWITCH_MASK BIT(3)
555 #define esw_info(__dev, format, ...) \
556 dev_info((__dev)->device, "E-Switch: " format, ##__VA_ARGS__)
558 #define esw_warn(__dev, format, ...) \
559 dev_warn((__dev)->device, "E-Switch: " format, ##__VA_ARGS__)
561 #define esw_debug(dev, format, ...) \
562 mlx5_core_dbg_mask(dev, MLX5_DEBUG_ESWITCH_MASK, format, ##__VA_ARGS__)
564 static inline bool mlx5_esw_allowed(const struct mlx5_eswitch *esw)
566 return esw && MLX5_ESWITCH_MANAGER(esw->dev);
569 /* The returned number is valid only when the dev is eswitch manager. */
570 static inline u16 mlx5_eswitch_manager_vport(struct mlx5_core_dev *dev)
572 return mlx5_core_is_ecpf_esw_manager(dev) ?
573 MLX5_VPORT_ECPF : MLX5_VPORT_PF;
577 mlx5_esw_is_manager_vport(const struct mlx5_eswitch *esw, u16 vport_num)
579 return esw->manager_vport == vport_num;
582 static inline u16 mlx5_eswitch_first_host_vport_num(struct mlx5_core_dev *dev)
584 return mlx5_core_is_ecpf_esw_manager(dev) ?
585 MLX5_VPORT_PF : MLX5_VPORT_FIRST_VF;
588 static inline bool mlx5_eswitch_is_funcs_handler(const struct mlx5_core_dev *dev)
590 return mlx5_core_is_ecpf_esw_manager(dev);
593 static inline unsigned int
594 mlx5_esw_vport_to_devlink_port_index(const struct mlx5_core_dev *dev,
597 return (MLX5_CAP_GEN(dev, vhca_id) << 16) | vport_num;
601 mlx5_esw_devlink_port_index_to_vport_num(unsigned int dl_port_index)
603 return dl_port_index & 0xffff;
606 static inline bool mlx5_esw_is_fdb_created(struct mlx5_eswitch *esw)
608 return esw->fdb_table.flags & MLX5_ESW_FDB_CREATED;
611 /* TODO: This mlx5e_tc function shouldn't be called by eswitch */
612 void mlx5e_tc_clean_fdb_peer_flows(struct mlx5_eswitch *esw);
614 /* Each mark identifies eswitch vport type.
615 * MLX5_ESW_VPT_HOST_FN is used to identify both PF and VF ports using
617 * MLX5_ESW_VPT_VF identifies a SRIOV VF vport.
618 * MLX5_ESW_VPT_SF identifies SF vport.
620 #define MLX5_ESW_VPT_HOST_FN XA_MARK_0
621 #define MLX5_ESW_VPT_VF XA_MARK_1
622 #define MLX5_ESW_VPT_SF XA_MARK_2
624 /* The vport iterator is valid only after vport are initialized in mlx5_eswitch_init.
625 * Borrowed the idea from xa_for_each_marked() but with support for desired last element.
628 #define mlx5_esw_for_each_vport(esw, index, vport) \
629 xa_for_each(&((esw)->vports), index, vport)
631 #define mlx5_esw_for_each_entry_marked(xa, index, entry, last, filter) \
632 for (index = 0, entry = xa_find(xa, &index, last, filter); \
633 entry; entry = xa_find_after(xa, &index, last, filter))
635 #define mlx5_esw_for_each_vport_marked(esw, index, vport, last, filter) \
636 mlx5_esw_for_each_entry_marked(&((esw)->vports), index, vport, last, filter)
638 #define mlx5_esw_for_each_vf_vport(esw, index, vport, last) \
639 mlx5_esw_for_each_vport_marked(esw, index, vport, last, MLX5_ESW_VPT_VF)
641 #define mlx5_esw_for_each_host_func_vport(esw, index, vport, last) \
642 mlx5_esw_for_each_vport_marked(esw, index, vport, last, MLX5_ESW_VPT_HOST_FN)
644 struct mlx5_eswitch *mlx5_devlink_eswitch_get(struct devlink *devlink);
645 struct mlx5_vport *__must_check
646 mlx5_eswitch_get_vport(struct mlx5_eswitch *esw, u16 vport_num);
648 bool mlx5_eswitch_is_vf_vport(struct mlx5_eswitch *esw, u16 vport_num);
649 bool mlx5_esw_is_sf_vport(struct mlx5_eswitch *esw, u16 vport_num);
651 int mlx5_esw_funcs_changed_handler(struct notifier_block *nb, unsigned long type, void *data);
654 mlx5_eswitch_enable_pf_vf_vports(struct mlx5_eswitch *esw,
655 enum mlx5_eswitch_vport_event enabled_events);
656 void mlx5_eswitch_disable_pf_vf_vports(struct mlx5_eswitch *esw);
658 int mlx5_esw_vport_enable(struct mlx5_eswitch *esw, u16 vport_num,
659 enum mlx5_eswitch_vport_event enabled_events);
660 void mlx5_esw_vport_disable(struct mlx5_eswitch *esw, u16 vport_num);
663 esw_vport_create_offloads_acl_tables(struct mlx5_eswitch *esw,
664 struct mlx5_vport *vport);
666 esw_vport_destroy_offloads_acl_tables(struct mlx5_eswitch *esw,
667 struct mlx5_vport *vport);
669 struct esw_vport_tbl_namespace {
675 struct mlx5_vport_tbl_attr {
679 struct esw_vport_tbl_namespace *vport_ns;
682 struct mlx5_flow_table *
683 mlx5_esw_vporttbl_get(struct mlx5_eswitch *esw, struct mlx5_vport_tbl_attr *attr);
685 mlx5_esw_vporttbl_put(struct mlx5_eswitch *esw, struct mlx5_vport_tbl_attr *attr);
687 struct mlx5_flow_handle *
688 esw_add_restore_rule(struct mlx5_eswitch *esw, u32 tag);
690 int esw_offloads_load_rep(struct mlx5_eswitch *esw, u16 vport_num);
691 void esw_offloads_unload_rep(struct mlx5_eswitch *esw, u16 vport_num);
693 int mlx5_esw_offloads_rep_load(struct mlx5_eswitch *esw, u16 vport_num);
694 void mlx5_esw_offloads_rep_unload(struct mlx5_eswitch *esw, u16 vport_num);
696 int mlx5_eswitch_load_vport(struct mlx5_eswitch *esw, u16 vport_num,
697 enum mlx5_eswitch_vport_event enabled_events);
698 void mlx5_eswitch_unload_vport(struct mlx5_eswitch *esw, u16 vport_num);
700 int mlx5_eswitch_load_vf_vports(struct mlx5_eswitch *esw, u16 num_vfs,
701 enum mlx5_eswitch_vport_event enabled_events);
702 void mlx5_eswitch_unload_vf_vports(struct mlx5_eswitch *esw, u16 num_vfs);
704 int mlx5_esw_offloads_devlink_port_register(struct mlx5_eswitch *esw, u16 vport_num);
705 void mlx5_esw_offloads_devlink_port_unregister(struct mlx5_eswitch *esw, u16 vport_num);
706 struct devlink_port *mlx5_esw_offloads_devlink_port(struct mlx5_eswitch *esw, u16 vport_num);
708 void mlx5_esw_vport_debugfs_create(struct mlx5_eswitch *esw, u16 vport_num, bool is_sf, u16 sf_num);
709 void mlx5_esw_vport_debugfs_destroy(struct mlx5_eswitch *esw, u16 vport_num);
711 int mlx5_esw_devlink_sf_port_register(struct mlx5_eswitch *esw, struct devlink_port *dl_port,
712 u16 vport_num, u32 controller, u32 sfnum);
713 void mlx5_esw_devlink_sf_port_unregister(struct mlx5_eswitch *esw, u16 vport_num);
715 int mlx5_esw_offloads_sf_vport_enable(struct mlx5_eswitch *esw, struct devlink_port *dl_port,
716 u16 vport_num, u32 controller, u32 sfnum);
717 void mlx5_esw_offloads_sf_vport_disable(struct mlx5_eswitch *esw, u16 vport_num);
718 int mlx5_esw_sf_max_hpf_functions(struct mlx5_core_dev *dev, u16 *max_sfs, u16 *sf_base_id);
720 int mlx5_esw_vport_vhca_id_set(struct mlx5_eswitch *esw, u16 vport_num);
721 void mlx5_esw_vport_vhca_id_clear(struct mlx5_eswitch *esw, u16 vport_num);
722 int mlx5_eswitch_vhca_id_to_vport(struct mlx5_eswitch *esw, u16 vhca_id, u16 *vport_num);
725 * mlx5_esw_event_info - Indicates eswitch mode changed/changing.
727 * @new_mode: New mode of eswitch.
729 struct mlx5_esw_event_info {
733 int mlx5_esw_event_notifier_register(struct mlx5_eswitch *esw, struct notifier_block *n);
734 void mlx5_esw_event_notifier_unregister(struct mlx5_eswitch *esw, struct notifier_block *n);
736 bool mlx5_esw_hold(struct mlx5_core_dev *dev);
737 void mlx5_esw_release(struct mlx5_core_dev *dev);
738 void mlx5_esw_get(struct mlx5_core_dev *dev);
739 void mlx5_esw_put(struct mlx5_core_dev *dev);
740 int mlx5_esw_try_lock(struct mlx5_eswitch *esw);
741 void mlx5_esw_unlock(struct mlx5_eswitch *esw);
743 void esw_vport_change_handle_locked(struct mlx5_vport *vport);
745 bool mlx5_esw_offloads_controller_valid(const struct mlx5_eswitch *esw, u32 controller);
747 int mlx5_eswitch_offloads_config_single_fdb(struct mlx5_eswitch *master_esw,
748 struct mlx5_eswitch *slave_esw);
749 void mlx5_eswitch_offloads_destroy_single_fdb(struct mlx5_eswitch *master_esw,
750 struct mlx5_eswitch *slave_esw);
751 int mlx5_eswitch_reload_reps(struct mlx5_eswitch *esw);
753 static inline int mlx5_eswitch_num_vfs(struct mlx5_eswitch *esw)
755 if (mlx5_esw_allowed(esw))
756 return esw->esw_funcs.num_vfs;
761 static inline struct mlx5_flow_table *
762 mlx5_eswitch_get_slow_fdb(struct mlx5_eswitch *esw)
764 return esw->fdb_table.offloads.slow_fdb;
766 #else /* CONFIG_MLX5_ESWITCH */
767 /* eswitch API stubs */
768 static inline int mlx5_eswitch_init(struct mlx5_core_dev *dev) { return 0; }
769 static inline void mlx5_eswitch_cleanup(struct mlx5_eswitch *esw) {}
770 static inline int mlx5_eswitch_enable(struct mlx5_eswitch *esw, int num_vfs) { return 0; }
771 static inline void mlx5_eswitch_disable_sriov(struct mlx5_eswitch *esw, bool clear_vf) {}
772 static inline void mlx5_eswitch_disable(struct mlx5_eswitch *esw) {}
773 static inline void mlx5_esw_offloads_devcom_init(struct mlx5_eswitch *esw) {}
774 static inline void mlx5_esw_offloads_devcom_cleanup(struct mlx5_eswitch *esw) {}
775 static inline bool mlx5_eswitch_is_funcs_handler(struct mlx5_core_dev *dev) { return false; }
777 int mlx5_eswitch_set_vport_state(struct mlx5_eswitch *esw, u16 vport, int link_state) { return 0; }
778 static inline const u32 *mlx5_esw_query_functions(struct mlx5_core_dev *dev)
780 return ERR_PTR(-EOPNOTSUPP);
783 static inline struct mlx5_flow_handle *
784 esw_add_restore_rule(struct mlx5_eswitch *esw, u32 tag)
786 return ERR_PTR(-EOPNOTSUPP);
789 static inline unsigned int
790 mlx5_esw_vport_to_devlink_port_index(const struct mlx5_core_dev *dev,
797 mlx5_eswitch_offloads_config_single_fdb(struct mlx5_eswitch *master_esw,
798 struct mlx5_eswitch *slave_esw)
804 mlx5_eswitch_offloads_destroy_single_fdb(struct mlx5_eswitch *master_esw,
805 struct mlx5_eswitch *slave_esw) {}
808 mlx5_eswitch_reload_reps(struct mlx5_eswitch *esw)
812 #endif /* CONFIG_MLX5_ESWITCH */
814 #endif /* __MLX5_ESWITCH_H__ */